
Non-Volatile Microprocessor Caches Boon or Bane?

#### Sudhanva Gurumurthi



### Cache Leakage Power is a Growing Problem!




Intel Nehalem Die Photo Source: arstechnica.com

# Non-Volatile Memory


Retain data for a long time without an external power source.


Little to no leakage in the memory cells



3

### SRAM vs. STT-RAM






# Reduced Volatility STT-RAM


- Storage Class: 10 years
- Reduced Volatility: Seconds to Minutes
- Actual retention times depend on the choice of memory cell geometry and operating temperature

#### SRAM vs. STT-RAM Cache Hierarchy Performance Gap for 4-core processor



Avoid premature data loss using a cache line "refresh" mechanism.

# Non-Volatility Close to the CPU



What Impact Would Such a Cache Hierarchy Have On Transaction Systems?

# **Thank You**

#### E-mail: gurumurthi@virginia.edu

