


Non-Volatile Microprocessor Caches Boon or Bane?

Sudhanva Gurumurthi


Cache Leakage Power is a Growing Problem!



Non-Volatile Memory

Retain data for a long time without an external power source.

Little to no leakage in the memory cells



NAND Flash

Spin-Torque Transfer RAM (STT-RAM)

Phase Change Memory

Trinh et al., ISSCC 2009

Halupka et al., ISSCC 2010


Bedeschi et al., ISSCC 2008

Storage

Caches


Main Memory

SRAM vs. STT-RAM



Relaxing Non-Volatility

[HPCA 2011, ISLPED 2011]




**Reduced Volatility
STT-RAM**

STT-RAM

Reduced Volatility STT-RAM

- **Storage Class: 10 years**
- **Reduced Volatility: Seconds to Minutes**
- Actual retention times depend on the choice of memory cell geometry and operating temperature

SRAM vs. STT-RAM Cache Hierarchy Performance Gap for 4-core processor




Avoid premature data loss using a cache line “refresh” mechanism.

Non-Volatility Close to the CPU

Cost
Performance
Capacity
Latency
Non-Volatility

“Degree” of Non-Volatility



Microseconds

Seconds

Minutes

**What Impact Would Such a Cache Hierarchy Have
On Transaction Systems?**

Thank You

E-mail: gurumurthi@virginia.edu