


Portable Compiler-Centric SIMD Code in Databases

Lawrence Benson


Technische Universität München

HPTS '24



SIMD in a Nutshell

- » Single Instruction Multiple Data (= SIMD)
- » Most common instruction sets
 - › x86: SSE, AVX, AVX2, AVX512 (> 6k instructions)
 - › ARM: Neon (> 4k instructions), SVE
 - › PowerPC, RISC-V
- » Arithmetic, Logical, Shuffle, Shift, Load, Store, ...
- » Focus on x86 and Neon
 - › x86: 128 – 512 Bit registers
 - › Neon: 128 Bit registers



SIMD in Databases

- » Used to speed up, e.g.,
 - › Table scans
 - › Hash tables
 - › Sorting
- » SIMD code is ...
 - › ... hard to develop
 - › ... hard to test
 - › ... hard to benchmark
- » Non-x86 CPUs on the rise
 - › How to translate x86 SIMD code?

Rethinking SIMD Vectorization for In-Memory Databases

Orestis Polychroniou^{*}
Columbia University
orestis@cs.columbia.edu

Arun Raghavan
Oracle Labs
arun.raghavan@oracle.com

Kenneth A. Ross^{*}
Columbia University
kar@cs.columbia.edu

SIMD-Scan: Ultra Fast in-Memory Table Scan using on-Chip Vector Processing Units

Thomas Willhalm
Nicolae Popovici
Intel GmbH
Domacher Strasse 1
85622 Munich, Germany

Yazan Boshmaf
SAP AG
Dietmar-Hopp-Allee 16
69190 Walldorf, Germany
yazan.boshmaf@sap.com

Hasso Plattner
Alexander Zeier
Jan Schaffner
Hasso-Plattner-Institute

V1.1

ABSTRACT

Analytical databases are a cornerstone of modern data processing. At the same time, they are often deployed on commodity hardware, which is not always well-suited for SIMD vector processing. In this paper, we propose a novel SIMD-based approach for analytical database scans. Our design is based on a hybrid architecture that combines SIMD vector processing units (VPUs) with standard CPU cores. We show that our approach can achieve significant performance improvements over traditional CPU-based scans, especially for large-scale datasets. We also demonstrate that our approach is highly efficient, even when compared to specialized hardware like GPUs.

SIMD-Scan: Ultra Fast in-Memory Table Scan using on-Chip Vector Processing Units

Thomas Willhalm
Nicolae Popovici
Intel GmbH
Domacher Strasse 1
85622 Munich, Germany

Yazan Boshmaf
SAP AG
Dietmar-Hopp-Allee 16
69190 Walldorf, Germany
yazan.boshmaf@sap.com

Hasso Plattner
Alexander Zeier
Jan Schaffner
Hasso-Plattner-Institute

**The FastLanes Compression Layout:
Decoding >100 Billion Integers per Second with Scalar Code**

Azim Afrozeh
CWI, The Netherlands
azim@cwi.nl

Peter Boncz
CWI, The Netherlands
boncz@cwi.nl

ABSTRACT

The open-source FastLanes project aims to improve big data formats, such as Parquet, ORC and columnar database formats, in multiple ways. In this paper, we significantly accelerate decoding of all common Light-Weight Compression (LWC) schemes: DICT,

Vectorized execution is a broadly adopted design for query execution where computational work in query expressions is performed on chunks of e.g., 1024 values called "vectors", by an expression interpreter that invokes pre-compiled functions that perform simple actions on leave over those vectors (scalars), thus avoiding expensive branching.

What do these functions do?

```
_mm_add_epi32()
_mm512_srl_epi64()
vaddq_s32()
```

Don't have AVX512?
→ Can't compile

Don't have NEON?
→ Can't compile

AVX-512 Subset	F	CD	ER	PF	4FMAPS	4VNNIW	VPOPCNTDQ	VL	DQ	BW	IFMA	VBMI	VBMI2	BITALG	VNNI	BF16	VPCLMULQDQ	GFNI	VAES	VP2INTERSECT	FP16
Intel Knights Landing (2016)																			No		
Intel Knights Mill (2017)				Yes															No		
Intel Skylake-SP, Skylake-X (2017)																			No		
Intel Cannon Lake (2018)																			No		
Intel Cascade Lake-SP (2019)				Yes															No		
Intel Cooper Lake (2020)								No											No		
Intel Ice Lake (2019)																			No		
Intel Tiger Lake (2020)																			Yes	No	
Intel Rocket Lake (2021)																			No		
Intel Alder Lake (2021)																			Not officially supported, but can be enabled on some motherboards with some BIOS versions <small>Note 1</small>		
AMD Zen 4 (2022)				Yes															No		
Intel Sapphire Rapids (2023)																			No	Yes	
AMD Zen 5 (2024)																			Yes	No	

https://en.wikipedia.org/wiki/Advanced_Vector_Extensions

- » Hand-picking instructions for AVX512 is rather complicated
- » Let the compiler do it for you :)

Abstractions on top of Abstractions

Add two 128-bit registers of 4x 32-bit integers

A	10	20	30	40
+ B	1	2	3	4
= C	11	22	33	44

Application code
`vec C = A + B;`

SIMD library

```
struct vec {  
    vec operator+(vec, vec);  
}
```

SIMD intrinsics
`_mm_add_epi32`
`vaddq_s32`

Compiler representation
`__attribute__((vector_size(N)));`

Abstractions on top of Abstractions

Add two 128-bit registers of 4x 32-bit integers

SIMD Types
16 Byte type in x86

Platform-intrinsics
Platform- and type-dependent C API
x86 NEON

```
// Simplified from Clang's <emmintrin.h>
typedef long long __m128i __attribute__((vector_size(16)));
// Internal 16-Byte vector of four unsigned integers.
typedef unsigned int __v4su __attribute__((vector_size(16)));
__m128i _mm_add_epi32(__m128i __a, __m128i __b) {
    return (__m128i)(__v4su)__a + (__v4su)__b;
}

// Simplified from Clang's <arm_neon.h>
// int32x4_t is defined analogously to __v4su.
int32x4_t vaddq_s32(int32x4_t __p0, int32x4_t __p1) {
    int32x4_t __ret;
    __ret = __p0 + __p1;
    return __ret;
}
```

Compiler Representation
GCC/Clang's "vector" type

Operators
`operator+()`
on vector type

Platform-intrinsics are abstractions on top of compiler-intrinsics

Abstractions on top of Abstractions

SIMD Libraries

```
template <typename T>
struct vec {
    vec<T> operator+(vec<T> other);
}

#if __x86_64__
vec<T> vec<T>::operator+(vec<T> other) {
    return __mm_add_epi32(data, other.data);
}
#elif __aarch64__
vec<T> vec<T>::operator+(vec<T> other) {
    return vaddq_s32(data, other.data);
}
#else ...

```

SIMD libraries are abstractions on top of platform-intrinsics

Add two 128-bit registers of 4x 32-bit integers

```
typedef long long __m128i __attribute__((vector_size(16)));
typedef unsigned int __v4su __attribute__((vector_size(16)));

__m128i __mm_add_epi32(__m128i __a, __m128i __b) {
    return (__m128i)((__v4su)__a + (__v4su)__b);
}

int32x4_t vaddq_s32(int32x4_t __p0, int32x4_t __p1) {
    return __p0 + __p1;
}
```

Platform-intrinsics are abstractions on top of compiler-intrinsics

```
template <typename T>
using vec __attribute__((vector_size(16))) = T;

vec<T> foo(vec<T> a, vec<T> b) {
    // Do stuff
    vec<T> result = a + b;
    // ...
    return result;
}
```

Use compiler-intrinsics to structure code

Compiler-Intrinsics

» GCC/Clang have SIMD abstraction

- › via `__attribute__((vector_size(SIZE)))`
- › `SIZE` in bytes can be ... / 8 / 16 / 32 / 64 / ...

» Supports common operations

- › Arithmetic: +, -, *, /, >>, ...
- › Comparison: >=, <, !=, ...
- › Bitwise: &, |
- › Logical: &&, ||

» Special built-in functions

- › `convertvector()`
- › `shufflevector()`
- › `vectorelements()`

» Guaranteed to compile and be correct

- › Easier development + testing

FastLanes Bitpacking Algorithm

```
01 using Vec __attribute__(vector_size(VECTOR_SIZE)) = LaneT;
02 ...
03
04 auto* in = (VecT*)(compressed_in);
05 auto* out = (OutVecT*)(values_out);
06 VecT in_vec = *in;
07 LaneT overflow = 0;
08
09 for (uint32_t k = 0; k < NUM_BITS; ++k) {
10     for (LaneT i = overflow; i <= BITS_IN_LANE; i += NUM_BITS) {
11         VecT tmp = (in_vec >> i) & MASK;
12         *(out++) = __builtin_convertvector(tmp, OutVecT);
13     }
14
15     if constexpr (LANE_WIDTH % NUM_BITS == 0) {
16         in_vec = *(++in);
17     } else if (k < NUM_BITS - 1) {
18         LaneT tail = ((k + 1) * LANE_WIDTH) % NUM_BITS;
19         VecT out_vec = tail > 0
20             ? in_vec >> (LANE_WIDTH - tail)
21             : ZERO_VEC;
22
23         in_vec = *(++in);
24         overflow = NUM_BITS - tail;
25
26         out_vec |= (in_vec << (NUM_BITS - overflow)) & MASK;
27         *(out++) = __builtin_convertvector(out_vec, OutVecT);
28     }
29 }
```

Benchmarks


- » Bitpacking FastLanes-style
 - › Achieves state-of-the-art performance
- » Dynamic Dispatch
 - › Build once, run everywhere
- » Filter with selection vector
 - › Supports complex instructions
- » Run with ~latest Clang (18/19/trunk)
 - › Some features in active development
- » -O3, -march/-mtune=native
- » Single-threaded performance

Bitpacking


- » Based on FastLanes^[1]
- » Uses 1024-bit "virtual" vector
- » Decompress 1024 values
- » Identical performance
- » FastLanes: ~18k generated LoC
- » Compiler: ~30 LoC
- » Unable to express directly in many SIMD libraries
 - › No support for 1024-bit vectors

Fun with μ Op Cache

Zen4 (x86)




Graviton 4 (ARM)





Dynamic Dispatch

- » Single binary
 - › compile once, run everywhere
- » via `__attribute__((target_clones("arch=x86-64-v3", "arch=x86-64-v4", ..., "default")))`
- » Creates copy of function for each target
- » Function resolved at runtime when library is loaded via GNU's `.ifunc` feature




Filter with Compressing Store

- » Specialized features for common SIMD patterns
- » Added new `@llvm.experimental.vector.compress` intrinsic
 - › `if (data[i] < filter_val) out[pos++] = data[i];`
- » Translates to:
 - › `vpcOMPRESS` in AVX512
 - › `compact` in SVE
- » Note: Work in progress
- » Rest needs fallback
 - › still slow :/



Compiler-Intrinsics in Velox

- » Velox: Meta's new unified query engine
- » Removed xSIMD dependency
- » Use only compiler-intrinsics
- » End-to-end TPC-H SF1
- » x86 → 0.1% diff
- » NEON → 0.13% diff
- » Removed:
 - › 54 platform-specific functions
 - › Hundreds of lines of SIMD code



Summary

Writing SIMD Code with Platform-Intrinsics

```
template <typename Int>
__m128i x86_half(__m128i data);
template <> __m128i x86_half(__int32_t<__m128i data>)
    pmovxdq xm3d, xmnd
    ret;
template <> __m128i x86_half(__int32_t<__vector<2> data>)
    pmovxdq xm3d, xmnb
    ret;
template <> __m128i x86_half(__long<__vector<2> data>)
    pmovxdq xm3d, xmnb
    ret;
template <> __m128i x86_half(__int32_t<__m128i data>)
    return __mm_cvtsp32_ep164(data);
}

uint64x2_t neon_half(__int32x4_t data) {
    return vmlr16_32(vget_low_u32(data));
}
int64x2_t neon_half(__int32x4_t data) {
    return vmlr16_32(vget_low_s32(data));
}
NEON
```

DB Compiler SIMD @ LLVM Meetup | 21.06.2023

Compiler-Intrinsics

- » GCC/Clang have SIMD abstraction
 - > via __attribute__((vector.size(SIZE)))
 - > size in bytes can be ... / 8 / 16 / 32 / 64 / ...
- » Supports common operations
 - > Arithmetic: +, -, *, /, >>...
 - > Comparison: >, <, !=, ...
 - > Bitwise: &, |
 - > Logical: &&, ||
- » Special built-in functions
 - > convertvector()
 - > shufflevector()
- » Guaranteed to compile, run, be correct
 - > Easier development + testing

DB Compiler SIMD @ LLVM Meetup | 21.06.2023

```
// 16-Byte vector of 4x uint32_t
using Vec __attribute__((vector.size(16))) = uint32_t;
// Same as Vec but without 16-byte alignment
using uint32_t __attribute__((vector.size(16), aligned(16))) = Vec;
// Vector of 4 bools (only available in LLVM).
using BitVec __attribute__((ext_vector.type(4))) = bool;

// Scan integer column and write matching row ids.
uint32x4_t __builtin_neon_bitmask(uint32_t<__restrict output> val,
                                  __int32_t matches, 0, <NUM_ROWS>, row == 4) {
    for (int i = 0; i < NUM_ROWS; row += 4) {
        // Load data and compare.
        Vec v0 = __builtin_vget_low_u32(data + row);
        Vec v1 = __builtin_vget_low_s32(data + row);
        Vec matches = values < filter_val;

        // Convert comparison to scalar bitmask using built-in.
        BitVec bitvec = __builtin_convertvector(matches, BitVec);
        uint8_t bitmask = __builtin_to_uint8(bitvec);


        // Get idx from lookup table and add to current base row.
        Vec compressed_rows = __builtin_bitmask_to_row_offsets(bitmask);
        Vec compressed_rows = row + row_offsets;
        Vec compressed_rows = row + row_offsets;

        // Write matching row ids to output.
        + (unalignedvec1)output + num_matches) = compressed_rows;
        num_matches += std::popcount(bitmask);
    }
    return num_matches;
}
```

B

Compiler-Intrinsics in Velox

- » Velox: Meta's new unified query engine
- » Removed xsimd dependency
- » Use only compiler-intrinsics
- » End-to-end TPC-H SF1 from Parquet
 - > X86 → 0.1% diff
 - > NEON → 0.13% diff
- » Removed:
 - > 54 platform-specific functions
 - > Hundreds of lines of SIMD code



DB Compiler SIMD @ LLVM Meetup | 21.06.2023

Compiler-intrinsics achieve the same performance



<https://github.com/hpides/autovec-db>

Writing platform-intrinsics code is hard and cumbersome

Compiler-intrinsics are generic and cross-platform